大仪加行

模板网站生成

  • Home
  • Products
    • PXIe-U864
    • PXIe-U885
    • PXle-UM65
    • PXle-US35
    • Digitizer Client
    • USRP-U210
  • Solutions
    • High-performance Satellite Communication and Telemetry System
    • Multi-Channel Satellite Communication Measurement and Control System
    • Software Defined Radio (SDR) Satellite Communication Measurement and Control System
    • Millimeter Wave Radar Target Simulator
  • News center
    • Industry News
    • Media coverage
  • About
    • About us
    • Honor and Qualification
    • Join Us
  • CN
搜索
  • Home
  • Products
    • PXIe-U864
    • PXIe-U885
    • PXle-UM65
    • PXle-US35
    • Digitizer Client
    • USRP-U210
  • Solutions
    • High-performance Satellite Communication and Telemetry System
    • Multi-Channel Satellite Communication Measurement and Control System
    • Software Defined Radio (SDR) Satellite Communication Measurement and Control System
    • Millimeter Wave Radar Target Simulator
  • News center
    • Industry News
    • Media coverage
  • About
    • About us
    • Honor and Qualification
    • Join Us
  • CN

FPGA Software Engineer

Locations: Harbin / Beijing

Responsibilities:

1、Participate in the scheme demonstration and architecture design of satellite communication, TT&C, and data transmission systems. Optimize solutions based on satellite link characteristics (Doppler shift, channel attenuation, noise interference) to ensure link stability and transmission efficiency;

2、Lead full-process development of satellite-to-ground telemetry/command and data transmission core algorithms, including modulation/demodulation, spread Spectrum /dispreading, signal acquisition/tracking, synchronization correction and anti-interference design. Complete link-level simulation and real-scenario debugging and validation;

3、Lead coding, simulation and logic verification of core FPGA modules for TT&C / data transmission integrated equipment, including communication protocol parsing and data frame processing;

4、Manage FPGA resource planning (LUTs, BRAM, DSP slices) and timing optimization to resolve high-speed signal transmission and timing bottlenecks, meeting core performance metrics like link bandwidth and low bit error rate;

5、Authored algorithm design specifications, FPGA development documentation, test plans, and reports. Compiled protocol adaptation notes and fault analysis reports to establish a comprehensive technical documentation archiving system;

6、Collaborated with the hardware team to complete joint debugging of FPGA with RF modules and baseband circuits. Utilized test equipment to validate link performance and troubleshoot issues such as signal distortion and protocol anomalies.

Qualifications:

1、Major in Communication Engineering, TT&C, Electronic Information or related fields, with a Master's degree or above, and 3 years or more of experience in satellite communication, wireless communication or FPGA development;

2、Solid theoretical foundation in satellite communications and TT&C; familiarity with baseband design processes for spread spectrum systems; expertise in modulation/demodulation (BPSK/QPSK/8PSK, etc.), spread spectrum/dispreading, channel coding, and signal acquisition/tracking techniques;

3、Proficient in using MATLAB/Simulink/ModelSim for link simulation, algorithm verification, and performance analysis; capable of independently completing full-process modeling and validation;

4、Expertise in VHDL/Verilog; experience in FPGA project development using Xilinx/Actel; familiarity with the entire development process; experience with high-speed interfaces (PCIe and JESD204B) is preferred;

5、Skilled in operating test instruments including oscilloscopes, spectrum analyzers, and logic analyzers; capable of independently completing FPGA board debugging, link performance testing, and fault localization;

6、Experience in spread spectrum communication and satellite TT&C/data transmission link design is preferred; development or mass production experience with satellite payload communication modules is advantageous;

7、Familiarity with CCSDS protocols, experience in protocol adaptation and frame structure design, with preference given to candidates capable of optimizing protocol parameters based on requirements;

8、Possess excellent technical communication and team collaboration skills, able to efficiently cooperate with cross-functional teams to advance projects, and have strong problem-solving capabilities, stress resistance, and a strong sense of responsibility.

Salary: 15K - 25K

Please submit your resume to:dyiplus@dyiplus.com

C++/C# Software Engineer Locations: Harbin / Beijing
LabVIEW Application Engineer Locations: Beijing

FPGA Software Engineer

Locations: Harbin / Beijing

2026 - 01 - 15

Responsibilities:

- Participate in the scheme demonstration and architecture design of satellite communication, TT&C, and data transmission systems. Optimize solutions based on satellite link characteristics (Doppler shift, channel attenuation, noise interference) to ensure link stability and transmission efficiency,

- Lead full-process development of satellite-to-ground telemetry/command and data transmission core algorithms, including modulation/demodulation, spread Spectrum /dispreading, signal acquisition/tracking, synchronization correction and anti-interference design. Complete link-level simulation and real-scenario debugging and validation,

- Lead coding, simulation and logic verification of core FPGA modules for TT&C / data transmission integrated equipment, including communication protocol parsing and data frame processing;

- Manage FPGA resource planning (LUTs, BRAM, DSP slices) and timing optimization to resolve high-speed signal transmission and timing bottlenecks, meeting core performance metrics like link bandwidth and low bit error rate;

- Authored algorithm design specifications, FPGA development documentation, test plans, and reports. Compiled protocol adaptation notes and fault analysis reports to establish a comprehensive technical documentation archiving system;

- Collaborated with the hardware team to complete joint debugging of FPGA with RF modules and baseband circuits. Utilized test equipment to validate link performance and troubleshoot issues such as signal distortion and protocol anomalies.


COPYRIGHT (©) 2026 大仪加行.     Website support UEmo极速建站,网站模板,网站建设,网站制作

扫描二维码分享到微信